Abstract-Thispaper presents the analysis and design of a 1V lowpower differential low noise amplifier (LNA) in 0.18 µm RF CMOS technology for 2.4 GHz WSN applications.The circuit benefits from subthreshold region and g m -boosting techniques. These techniques provide a high gain andreducenoise figure (NF) and power consumption. The performance trade-off of thecircuit is discussed. Post simulation results have been shown and it exhibitsa 16.8dBgainwitha4.9dBNFwhiledissipating 0.9mW power from 1 V DC supply.
INTRODUCTION
IRELESS sensor network (WSN) standards like IEEE 802.15.4 require drastically low power consumption for remote applications with long battery lifetime.In order to achieve long battery life, the power consumption of the WSN receiver must be reduced and maintain an appropriate receiver sensitivity [1] [2] [3] [4] . By applying subthreshold region and g m -boosting techniques the supply voltage, current and NFcan be reduced.The aim of this paper is to design a 1V low power LNA.
Recently, CGLNA has become more attractive than CSLNA for its wideband input impedance matching. But compare with inductively degenerated common source (CS) LNA topology, thistopology has lower gain, so we choose CG cascade stage as the main topology of the circuit.
Besides, this topology has higher noise figure (NF) under 10 GHz [5] , and the NF always has directly impact on the sensitivity of the RF receivers. But, in WSN applications, the nodes are always positioned not long distance, so the receivers do not have to achieve very high sensitivity. The robustness of the circuit, the DC supply voltage, the chip area, and the power consumption are key factors. This paper is organized as follow: Section II discusses the circuit topology and gives the proposed LNA circuit. The relevant designed considerations of the proposed LNA are described in Section III. Section IV presents the post simulation results of the LNA. Finally, the paper concludes in Section V. Fig. 1 .Schematic of the basic CSLNA
II. TOPOLOGY DESIGN CONSIDERATION
The critical benchmarks for characterizing the performance of an LNA are NF, gain, power consumption, reverse isolation, stability, linearity, ease of input matching and matching accuracy usually relative to 50 Ω [6] .The currently popular CSLNA topology is shown in Fig.  1 , the input impedance at resonance to 50Ω [7] . Its input impedance can be expressed as
whereω T =g m /C gs is the unity current gain frequency of the M 1 .It is hard to do the impedance matching at the inputs due to the interference of the circuit parasitic capacitance, the on-chip inductor modeling deviation, and so on. But an effective series resonance created at the RF operating frequency leads to a noiseless resistive input match, which accounts for the superior noise performance of the CSLNA configuration [6] . As stated in the Section I, it is easier for the CGLNA to doimpedance matching than the CSLNA,which without the influence of parasitic reactance. The input impedance of the CGLNA can be given by [8] 
whereg m is the transconductance of the CG stage transistors, and R D is the equivalent load connected to the drain of the MOS transistor. The antenna impedance is 50Ω. By adjusting the g m and the R D , it can obtain fully or partially resistive impedance that is less affected by parasitic reactance.The proposed LNA is shown in Fig.2 .
Fig. 2. Schematic of the proposed LNA
III. CIRCUIT DESIGN

A. Subthresholdregion
In reality, for V GS approachesV T (threshold voltage), a -weak‖ inversion layer still exists and some current flows from D (drain) to S (source). Even for V GS <V T , I D is finite, but it exhibits an exponential dependence on V GS . Called -subthreshold conduction,‖ this effect can be formulated for V DS greater than roughly 200mV as [8] [9] T exp
wheren>1 is nonideality factor. The key factor here is that as V GS falls below V T , the drain current drops at a finite rate. With typical value of n, at room temperature V GS must decrease by approximately 80mV for I D to decrease by one decade, as shown in Fig.3 [8] . The exponential relationship between I D and V GS inthe subthresholdregion suggests the use of MOS transistors in this regime so as to achieve low drain current. As I D decreases the power dissipation is lower.
B. Linearity
In most applications, the LNA does not limit the linearity of the receiver. Owing to the cumulative gain through the RX chain, thelatter stages, e.g., the baseband amplifiers or filters tend to limit the overall IIP 3 or IP 1dB . We therefore design and optimizeLNAs with little concern for their linearity [10] . But subthreshold region and g m -boosting techniqueshave been applied to reduce the current and noise at the same time, which can also increase the g m related distortion and introduce extra distortion. Anestimation oftheg m -boosted LNA IIP 3 using IIP 3 andIIP 2 ofboth CGLNA and g m -boosting CGLNA can be given by [11] . The up-scaling of g m -boosting CGLNA includes a noise-linearity trade-off since a high boosting gain is necessary for lowNF but leads to a degraded linearity performance. Fig.4 depicts the schematic simulated IIP 3 . 
C. Stability analysis
Given the positive feedback in the circuit, the stability must be investigated.The small-signal impendence looking into the drain of M 1 is r 1 or M 2 is r 2 . As M 1 and M 2 are identical, so r 1 =r 2 =r. The equivalent circuit of the positive feedback stage is shown in Fig. 5 . The signals in M 3 and M 4 are a pair of differential signals, so the connections of r 1 and r 2 are equivalent virtual ground. The equivalent impendence Z X from the drain of M 3 and M 4 can be written as
whereg m3 is the transconductance of M 3 , g m4 is the transconductance of M 4 . As M 3 and M 4 are identical, so g m3 = g m4 = g m . But the positive feedback loop may lead the LNA to instability. As Z L is the equivalent impendence of the LC parallel resonant network, we should keep Z X <-Z L to avoid oscillation. The result can be derived as follow.
During the simulation, we should monitor the stability factor k-factor [10] , whichindicates unconditional stability whenk f > 1. Fig.6 shows the schematic simulated k f . 
IV. POST SIMULATION RESULTS
The layout of the LNA is shown in Fig.7 . The total chip area is 950 μm×560 μm. The post simulated results of the LNA are shown as follow: S-parameterpost simulatedresults of the LNA are shown in Fig.8 and Fig.9 respectively. Noise figure and NFminare shown in Fig.10 and Fig.11 . IP 1dB at high gain mode is shown in Fig.12 and at low gain mode is shown in Fig.13 . Table 1 gives a summary of the post simulation results. 
CONCLUSION
In this paper, a1Vlow power low noise amplifier for wirelesssensor networks applications is presented. The LNA design makes use of subthreshold region and g m -boosting techniques, in order to reducethe LNA's supply voltage and current. Trade-off between NF and linearity has been discussed. The LNA shows good stability as well as good robustness versus technologicalvariations. It achieves a power consumption of 0.9mW.
